What is Package Foundry

Package Foundry- Integration of FRONT-END (Wafer Processing) and Packaging Process/ PMT CORPORATION

Package Foundry is a foundry service specializing in small volume manufacturing of FOWLP (Fan-Out Wafer Level Package) and WLCSP (Wafer Level Chip Size Package).

We fabricate Cu rewiring packages utilizing semiconductor front-end process and plating technology.
In addition to silicon, we also have experience in packaging compound semiconductors such as SiC and GaN.

Vision of PMT Package Foundry

PMT Package Foundry is a package contract manufacturer specializing in FOWLP prototyping, established in 2019 as a new business in PMT. We are striving to develop technologies to help solve our customers' problems in a short period.

Package Foundry- Cooperation with Maxell, Ltd./ PMT CORPORATION

We support customers' PoC (Proof of Concept) for chip development and product development, and in 2022, we are expanding to not only prototype development of packages but also high-mix low-volume production in cooperation with Maxell, Ltd. in Fukuoka Prefecture.

Package Foundry- Features: Delivery Time and Price/ PMT CORPORATION

Delivery time and Price

There is no need to supply wafers in units as we can make solder bump on IC chips that diced into small pieces.
We may offer competitive prices and shorter delivery times compared to overseas OSATs and semiconductor laboratories.

Package Foundry- Features: Design and Vrification/ PMT CORPORATION

Design and Verification

PoC of the designed IC chips by package with rewiring (RDL).
Functional verification of heterogeneous packages (SiP) that combine multiple IC chips with different functions.

Package Foundry- Features: Heat Dissipation/ PMT CORPORATION

Heat dissipation

No package substrate or bumps are required, enabling a low profile package. The lower profile can be expected to reduce thermal resistance and improve heat dissipation.
In addition, it should make a reduction in electrical resistance of wiring and improvement in signal noise can be expected.

Package Foundry- Features: Process Integration/ PMT CORPORATION

Process integration

We help our customers solve their problems by integrating wafer front-end process, packaging process, and plating process.

Package Structure Comparison

Package Foundry- Conventional Package Structure (FCBGA)/ PMT CORPORATION
Structure of FCBGA (Flip Chip Ball Grid Array)
Package Foundry- Package Structure of FOWLP/ PMT CORPORATION
Structure of FOWLP (Fan-Out Wafer Level Package)

Package substrate, wire bonding, or solder bumps are not required for FOWLP structure, and it allows reducing size and profile in comparison with FCBGA structure.

Forming multi RDL on Al pad on IC chip by using both lithography and plating technology allows more flexible RDL design than conventional package.
Furthermore, heat consumption can be improved because thickness of package will be thinner to almost 100µm.

Innovative Technology

PMT Package foundry has 1 inch WLP production line specialized in prototype. PoC of design can be done by a few packages in short period.

Evaluation of middle-volume and low-volume before production uses 6 inch line of same base line with 1 inch, so resetting condition is not required.

We develop various types of package as shown in following table, and we aim to continuously develop innovative technology upon the customers' need.

Production Line1 or 6 inch production line (Prototype, High-mix Low-volume Production, Multi-layer RDL)
Package TypeFOWLP, WLCSP, SiP (System-in-Package), DSEP (Double-sided Electrode Package), AiP (Antenna-in-Package), Ultra-thin Package
BumpCu Pillar Bump, Cu Pad, Solder Bump

Fan-Out Wafer Level Package (FOWLP)

RDL interposer is connected to the input/output pads of the IC chip, and it allows connecting to any position on the board.

Heat dissipation can be expected to be improved due to miniaturization or lower profile.

Package Foundry-FOWLP (Fan-Out Wafer Level Package)/ PMT CORPORATION

Wafer Level Chip Scale Package (WLCSP)

Package size of WLCSP is same as mounted semiconductor chip.

Solder bumps can be formed on IC chips that is diced into small pieces by using shuttle service.

Package Foundry-WLCSP (Wafer Level Chip Scale Package)/ PMT CORPORATION

System in Package (SiP)

Systematization of multiple ICs with different functions in a single package make it high functionality and space saving in the package.

Power consumption is expected to reduced because mounting area becomes smaller.

Package Foundry-Example of Wearable SiP/ PMT CORPORATION
Example of Wearable SiP
Package Foundry-SiP (System in Package)/ PMT CORPORATION

Double-sided Electrode Package (DSEP)

The I/O signals of the IC chip can be connected from the front side and back side of the package.
High functionality can be achieved by stacking packages.

*Package on Package (Stacking IC Package) is not our business.

Package Foundry-Picture of IC Chip before Resin Curing and Cu Pillar Array/ PMT CORPORATION
Picture of IC Chip before Resin Curing and Cu Pillar Array (Left)
Example of Package on Package (Right)
Package Foundry-DSEP (Double-sided Electrode Package)/ PMT CORPORATION

Ultra-thin Package

The package is made thinner to 100µm to facilitate heat dissipation and prevent heat retention inside the package.

This package is also suitable for wearable modules that ultra-thin shape is required, such as medical devices.

Package Foundry-Ultra-thin Package/ PMT CORPORATION

Antenna in Package (AiP)

Utilize multi-layer RDLs to integrate the antenna structure into the package.

Conventionally, antenna element used to be connected separately.
Antenna structure can be built in package by utilizing multi layer RDL, and this technology allows miniaturization of RF (high-frequency) device package.

Antenna shapes are available upon customer’s requirement.

This technology can be applied to RF device more than several hundred GHz.

Package Foundry-AiP (Antenna in Package)/ PMT CORPORATION
Structure of Antenna in Package
*Click image to open expand view

Cu Pillar Bump

In addition to Cu pad or solder bump, Cu pillar bump of dia. 40µm x (t=)40µm can be formed.

In the midst of the growing need toward increasing number of terminals due to high-integration of package, this can meet the request of narrow pad pitch.

Package Foundry-Cu Pillar Bump/ PMT CORPORATION

Design Rules

This is package structure incorporating semiconductor chip or sensor.
KGD (Known Good Die) can be provided without solder bump. Both solder ball and Cu pad are available for external terminal.

Fan-Out Mold Resin SubstrateSize : Dia.22mm or 150mm(*)
Dielectric Layer (DL)Thickness : 3-9µm
Cu Redistribution Layer (RDL)Layer Thickness : 3-15µm
Layer Number : Max. 4 Layers
L/SMin. 20µm/20µm
UBMMaterial : Ni/Au
Solder BallBall Dia. : 250-500µm
Pitch : >=400µm

(*)Dia. 150mm will be released in 2023/4Q.

Package Foundry-Design Rules/ PMT CORPORATION

FOWLP Process Flow

Our baseline process is face-down chip-first.

When you need face-up chip-first, RDL-first or other specific process options, please feel free to contact us.

Reconstruction Wafer Process

Package Foundry-FOWLP Process Flow (1) Reconstruction Wafer Process/ PMT CORPORATION

Rearranging Si die on carrier substrate and curing with resin.
After that, peeling off carrier substrate.


Redistribution Process

Package Foundry-FOWLP Process Flow (2) Redistribution Process/ PMT CORPORATION

Constructing redistribution layer (RDL) by patterning dielectric layer (DL) and Cu RDL.


Solder-ball Mounting Process

Package Foundry-FOWLP Process Flow (3) Solder-ball Mounting Process/ PMT CORPORATION

Constructing upper dielectric layer(DL-2) and UBM Layer, and mounting solder ball on it.


Dicing Process

Package Foundry-FOWLP Process Flow (4) Dicing Process/ PMT CORPORATION

Deliver singulated package by dicing.


Business Flow

  1. Customers provide us with requirement specifications, RDL CAD, and IC chips.
  2. We design the process according to the design rule.
  3. Packages are fabricated and deliver them to customers.


  • Specifications of Package
  • CAD data of redistribution
  • IC chip

Produce with...

  • PDK
  • Resin Molding
  • Redistribution

Becomes Possible...

  • Electric Evaluation
  • Built into Module
  • Reliability Evaluation

Contact and Download

Contact Form

Please wait for a few seconds until the form is displayed.

When the form is not displayed even after a while, I'm sorry but please kindly contact here.


Brochure-Package Foundry/PMT CORPORATION